Abstract-Failure due to aging mechanisms is an important concern for RF circuits. In-field aging results in continuous degradation of circuit performances before they cause catastrophic failures. In this regard, the lifetime of RF/analog circuits, which is defined as the point where at least one specification fails, is determined not only by aging at the device level but also by the slack in the specifications, process variations, and the stress conditions on each of the devices. In this paper, we present a methodology for analyzing, monitoring, and recovering performance degradation in cross-coupled LC oscillators caused by aging mechanisms in MOSFET devices. At design time, we identify reliability hot spots and concentrate our efforts on improving these components. We also identify the circuit variable that is easy to measure but highly correlated to the performance of the primary circuit and codesign the monitoring and reconfiguration mechanism along with the primary circuit. Experimental results with a fabricated oscillator chip show that the phase noise of the oscillator degraded by 1.5 dB over ten days (240 h) of accelerated stress conditions, and this loss can be recovered by the proposed mitigation scheme.
I. INTRODUCTION

I
NTEGRATION of RF/analog and digital subsystems is considered as the way to meet stringent specifications in terms of performance, power consumption, and form factor. These integrated systems consist of high performance mixed-signal designs with analog/digital blocks and sensitive RF frontends. In order to meet the ever increasing performance demands, digital circuits necessitate the use of advanced digitally-tuned processes. However, these processes are inherently less stable in terms of variations and are subject to wearout mechanisms in transistor parameters, which can cause malfunction in analog circuits long before the underlying devices are deemed to catastrophically fail [1] , [2] . Hence, it is essential to ensure that a circuit operates with respect to all specifications to meet lifetime requirements at specified use conditions. While in-field degradation due to aging for digital circuit is a continuing challenge, concerns for analog/RF circuits have scarcely been researched. In the context of analog and RF circuits, reliability is defined as the ability of a circuit to The authors are with the School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ 85287 USA (e-mail: doohwang. chang@asu.edu; kitchen.jennifer@asu.edu; bertan.bakkaloglu@asu.edu; sayfe. kiaei@asu.edu; sule.ozev@asu.edu).
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Digital Object Identifier 10.1109/TDMR.2016.2557624 conform to its specifications over a specified period of time under specified conditions [3] . Several researchers have focused on analysis of aging degradation in various analog/RF circuits. These mechanisms include hot carrier injection (HCI) [3] - [5] , time dependent dielectric breakdown (TDDB) [6] - [8] , negative bias temperature instability (NBTI) [9] - [11] , and electromigration (EM) [12] , [13] . Of these mechanisms, HCI and NBTI are determined to be the most critical for deep submicron designs [2] , [10] . As CMOS technology scales to the nano-meter range, the threshold voltage shift due to increased internal electric fields becomes more prominent on transistor. Major mechanisms of the circuit aging as HCI and NBTI eventually result in an increase in the absolute threshold voltage and reduction in device current, thereby degrading circuit performance such as speed, gain, and data stability. An analysis of the performance of CMOS LC-tank oscillators under HCI stress is presented in [5] , [14] . The authors conclude that HCI causes increased phase noise because of the decrease in the oscillation amplitude due to the degraded NMOS transistors. In [11] , various analog circuits are simulated for NBTI reliability and their degradation is analyzed. The authors conclude that when these circuits are implemented using fine-geometry digital processes, performance degradation starts within the first few months of device use and gradually accelerates. In [15] , the authors develop a time scaling model to relate experimental data from accelerated aging studies to nominal operational use. With mounting evidence on the impact of device aging for analog circuits, many techniques have been developed to analyze circuit reliability at design time [14] , [16] - [18] . Designtime improvements at the circuit-level and at the layout level, such as using higher than minimum length, can ensure that statistically, most manufactured devices will not experience significant degradation in their parameters. For example, NBTI and process variations are exacerbated with technology scaling based on Pelgrom's law [19] , [20] . In digital circuits such as SRAM, by using larger devices, the delay spread due to process variations can be reduced as a function of device dimension (∝ 1/ √ LW , where L is gate length and W is the gate width), and the impact of NBTI on circuit reliability also can be reduced. However, aging is a random process and cannot be ruled out even with design-time adjustments. More importantly, there are no known techniques to identify devices that will experience faster aging during operation time. Wholesale use of reliability enhancement techniques at the device level is also counterproductive in terms of performance and area [21] . Hence, an in-field mechanism to monitor and mitigate the effects of device aging is needed.
There are various softwares and commercial tools such as BERT reliability simulation toolset, ELDO, and RelXpert reliability simulator to make use of this knowledge in the field as the device ages [22] - [24] . Published work in this domain has been limited to mixed-signal devices which can be monitored with small overhead using analog/digital techniques [25] - [27] . Since aging results in continuous degradation in circuit performance after the process is initiated, it can be detected by monitoring the circuit performance. Once the performance degradation is detected, remedial action can be taken to recover these effects in a timely fashion by adjusting bias conditions or replacing various circuit blocks.
Recently, in [28] , we have presented a methodology for analyzing aging effects in RF circuits and mitigating these effects by reconfiguring the circuits. In this paper, we extend the work in [28] and provide a comprehensive systemic methodology for co-designing CMOS LC oscillators together with monitoring and reconfiguration mechanisms to enable aging mitigation with minimal performance and area overheads. Specifically, our contributions in this paper are as follows:
(1) Analysis methodology for determining low impact reconfiguration locations (2) An algorithm for determining recovery trigger conditions in the field (3) Low cost on-chip measurement of monitoring voltage via a VCO-based ADC (4) Detailed analysis of area overhead of the entire monitoring/recovery mechanisms (5) Manufactured CMOS LC oscillator in 180 nm IBM process with the recovery mechanism, accelerated aging experiments, and results on aging and recovery The rest of this paper is organized as follows. Section II presents reliability models for CMOS transistors. This section also presents a simulation and analysis method for aging mechanisms. In Section III, we provide a comprehensive algorithm for aging detection and recovery based on in-field monitoring and reconfiguration techniques. A case study for an LC oscillator circuits and simulation results are presented in Section IV. Section V presents experimental results of the CMOS class-C LC oscillator fabricated in 180 nm IBM process and Section VI concludes the paper.
II. RELIABILITY MODELS FOR CMOS TRANSISTORS AND THEIR MANIFESTATION FOR ANALOG/RF CIRCUITS
Of the various mechanisms of degradation, HCI and NBTI have been identified as the most detrimental to the device operation for deep sub-micron technologies. In this section, we review these two mechanisms and present a simulation and analysis method for these aging mechanisms under process variations and mismatch.
A. Hot Carrier Injection (HCI)
Hot-Carrier injection (HCI) is one of the degradation mechanisms mainly observed in N-type MOSFETs. The main source of HCI is the high-energy carriers generated due to the high electric field inside the channel. These carriers may lead to impact ionization within the substrate and generate electrons or holes inside the channel. These heated carriers can be injected into the gate oxide. During this process, the injected carriers can get trapped or cause the generation of interface states or bulk oxide defects. As a result, the device characteristics, such as threshold voltage and transconductance, degrade over time [29] . The HCI effect can be modeled as a threshold voltage shift with a power law dependence on the stress time. The threshold voltage degradation under HCI stress can be expressed as ΔV th_HCI = C HCI · t n where C HCI is a parameter that depends on process variations and applied voltage. The time exponent n is 0.45, and t is the stress time [10] , [27] .
B. Negative Bias Temperature Instability (NBTI)
The negative bias temperature instability (NBTI) occurs in PMOS devices when a negative bias is applied to the gate or equivalently, when the gate is grounded and a positive bias is applied to the source/drain. NBTI is caused by the interface traps and fixed charge under negative gate voltage bias and accelerates when the operation temperature increases. In other words, NBTI is caused by the reaction-diffusion (R-D) mechanism, where holes initiate the breaking of Si-H bonds (reaction phase) at the silicon substrate/oxide interface by a combination of electric field and temperature. The broken hydrogen species diffuse away from the interface into gate oxide and the polysilicon gate (diffusion phase) and thus, interface charges are generated [30] . Therefore, NBTI leads to a shift in the threshold voltage, which is proportional to the interface trap generation. This threshold voltage shift decreases the drain current under constant voltage bias. For current bias, the threshold voltage shift will result in increased gate-to-source bias voltage. Hence, if a transistor is biased through a current mirror, the mismatch between the mirror transistor parameters is the major source of degradation.
NBTI effects can be categorized by two models depending on the stress conditions, namely, static NBTI and dynamic NBTI. Static NBTI is experienced under constant stress, as in the case of DC bias. This form of NBTI degradation cannot be recovered. For dynamic NBTI, the device undergoes AC operation and experiences positive and negative stresses, which generates a cycle of degradation/recovery. Finally, the threshold voltage degradation due to NBTI at a time t can be obtained by ΔV th_NBTI = C NBTI · t n where C NBTI is a parameter depends on process variations, voltage, and temperature. n is the time exponent [10] , [27] .
Based on this stress/recovery cycle, one might conclude that NBTI is not a big issue for oscillators where voltage swing is comparable to DC bias. However, the large swing is only experienced by the coupled transistors, and is not symmetric.
C. Process Variation
Parametric variations present one of the toughest challenges in reliability analysis and modeling for analog circuits [17] , [18] , [21] . Variations exist both in physical process parameters, such as threshold voltage, and in degradation model parameters, such as the trap generation energy. Hence, it is imperative to take process variations into account. Process variations are classified as die-to-die variations and within-die (mismatch) variations [31] , [32] . Die-to-die variations shift parameters of all devices on the same die in the same fashion, and mismatch variations affect each device randomly. Traditionally, die-todie variations have been the main concern in CMOS digital circuit designs. However, as CMOS technology scales down, within-die variations are a growing concern for maintaining the specified performance [33] . Since analog/RF circuits are very sensitive to mismatch, both die-to-die and mismatch variations need to be taken into account. There have been literature works in the past which considered process variations and the aging in analog circuit simultaneously at the simulation level [1] , [18] , [34] . In this work, we use a hybrid simulator/model based technique to evaluate random circuit instances and we include mismatch in both process and degradation parameters in our analysis.
D. Circuit Reliability
In order to analyze the effect of the failure mechanisms on circuit reliability, a simulator is needed. However, most reliability simulators that are commercially available are not amenable to analog operation where devices undergo different bias/swing conditions. In order to identify the reliability hotspots, we need to be able to turn the degradation on or off for each transistor or transistor pair. In [34] , a reliability simulation framework is presented that integrates variability with reliability by employing transistor drain current surrogate models. A transistor-level circuit simulator is employed to measure the degradation of performance parameters of fresh and aged circuits [35] - [37] . We use a similar hybrid methodology by adapting a sub-circuit model of the threshold voltage shift of the aged transistors [38] . The analytical model of each aging effect (HCI of NMOS and NBTI of PMOS) is implemented to a Verilog-A simulator and modeled as a voltage-controlled voltage source (VCVS) in series to the gate of the aged transistor as illustrated in Fig. 1 . In each time step during a transient circuit simulation, the threshold voltage shift is determined based on the current bias conditions of a transistor and degradation parameters of the aging effect. Finally, this VCVS-based aging model is inserted into SPICE environment for each NMOS/PMOS transistor. Since the model is calibrated for various bias conditions during the operation, the sub-circuit model accurately captures the aging degradation. The complete set of analytical models of aging effects are summarized in [10] , [39] . These model coefficient can be easily characterized for a given technology and implemented in our circuit simulation environment. The major difference in our work is that we take mismatch between aging parameters of various transistors into account during circuit simulation environment. III. IN-FIELD DETECTION AND RECOVERY SCHEME Fig. 2 shows the overview of the proposed methodology. At design time, given the oscillator architecture and initial design point, we conduct reliability simulations and obtain circuit performance profiles over time by aging one device at a time. While the predicted lifetime will not be accurate, this analysis will help us identify reliability hotspots to effectively monitor device performance. Appropriate monitor location as well as the reconfiguration mechanisms are included in the design and the oscillator is co-optimized with these monitoring and recalibration hooks.
Fabricated devices will be characterized during production test along with the monitor output. Specification margin of each manufactured circuit will be different due to process variations. This margin is used to determine the allowable degradation and thus the threshold to initiate reconfiguration.
Once the device is deployed in the field, the monitor response will be periodically evaluated and circuit will be reconfigured if necessary.
A. Hotspot Identification
The first step is to analyze the reliability of the circuit and determine the hotspots, such as the transistors or components that are predicted to cause parametric failures.
The analytical degradation model of each MOSFET is used to extrapolate the degradation of its parameters (e.g., threshold voltage) during operation time (e.g., years) based on nominal stress conditions that is obtained from the circuit simulator. Circuit performance is re-evaluated at each time point. The extrapolated device parameters are used to modify the parameters in the degradation model and the circuit is re-simulated to obtain the updated stress conditions. Hence, the performance of the circuit gradually shifts in time. This information combined with the circuit specifications yields a certain time point at which the specification will fail. This time point is chosen as the failure time of the circuit. Due to different sizes and operating points, the degradation patterns will be different for each circuit component. Thus, each circuit component will cause a distinct failure time for each circuit performance over stress time. We iteratively go through each circuit component and track the degradation profile of the each circuit parameter. Once all the degradation patterns are analyzed, it is possible to determine the most vulnerable component to aging effects. This process, which we call hotspot identification, concentrates on each circuit component and identifies the circuit component that causes a specification failure at the earliest time [40] . Note that this is not necessarily the lifetime of the circuit. The actual failure time (lifetime) of the circuit will differ from the failure time determined by hotspot identification since all circuit components age at the same time, albeit at a differing rate.
B. Monitoring
A second step in our method is to add a simple monitoring circuit to detect performance degradation. In order to enable the proposed recovery, we need a monitoring mechanism to detect performance degradation. For LC oscillators, phase noise is the most stringent performance parameter and it is the one that fails first under stress [14] . However, direct on-chip measurement of phase noise is not feasible. Hence, we need to identify a circuit parameter, preferably in the low frequency domain, that is most correlated to phase noise. In the next section, we will apply the proposed methodology to two designed LC oscillators and determine how this monitoring can be enabled with low impact and high accuracy.
C. Reconfiguration
A third step is to improve the predicted circuit lifetime (for most devices) by re-designing the circuit. In other words, if the projected lifetime is not satisfactory, the lifetime-limiting component is adjusted by changing the transistor sizes and redesigning the entire circuit around the new sizes. It should be noted that this enhancement strategy is not always feasible, especially when frequency domain operation is taken into account. This design-time reliability enhancement strategy is common to most procedures in the literature [27] , [31] . We observe that even when design-time enhancements are employed, degradation is unavoidable and cannot be easily predicted at production time. We include additional circuit components to mitigate the effects of aging. We employ a recovery strategy that includes spare transistors to replace the transistor that is identified as the hotspot. 
IV. CASE STUDY OF PMOS AND NMOS OSCILLATORS
CMOS LC oscillators are widely used in high performance PLLs and frequency synthesizers due to their relatively good phase noise and ease of design. We use two kinds of oscillators of N-type and P-type as shown in Fig. 3(a) . The fundamental of tail current due to filtering in LC tank creates differential output voltage of across the tank as in Eqn. (1) [41] .
where R eq is the equivalent resistance of the tank. The phase noise of an LC oscillator at an offset frequency ω m from the frequency of oscillation ω 0 normalized with respect to the carrier is given by Eqn. (2) and (3) 
where F denotes the noise factor, γ is the noise factor of a single transistor. The value of γ is 2/3 for long-channel transistors and may rise to between 2 and 3 in short-channel devices. V out is the output amplitude of the differential oscillator output, and g m_tail is the transconductance of the tail transistor, and Q is the quality factor of the tank inductor and capacitors. Fig. 3(b) shows the proposed method for reliability analysis of the LC oscillator. The most common reliability issues of HCI and NBTI are analyzed for the effects on CMOS LC oscillators.
A. Reliability Analysis and Hotspot Identification of LC Oscillator
HCI and NBTI cause degradation in the threshold voltage for N-and P-type devices, respectively. Considering these effects, threshold voltage shifts are modeled according to [10] . Since these shifts are dependent on operating conditions, they are changed at each time step for the simulation. As shown in Fig. 4 . Simulation of phase noise degradation due to cross-coupled transistors of (a) N-type and (b) P-type oscillators under nominal stress conditions. Eqn. (3), there are three terms in the noise factor F . The first term which ends up being a constant, shows the noise generated in the resonator, which has insignificant impact on the reliability analysis since it is composed of passive devices. The second and third terms are from the noise generated by the cross-coupled transistors and the noise generated by the tail transistors, respectively. Therefore, in order to perform the reliability analysis with respect to the phase noise of LC oscillator, it is imperative to focus on those transistors, which may degrade due to aging. Fig. 4 shows reliability simulation results in terms of phase noise and output amplitude of one random N-type and P-type LC oscillator instance from Monte Carlo simulations. Statistical simulations within 10% variation from nominal values are used to explore not only the effects of process variation and mismatch, but the aging parameters between cross-coupled transistors.
1) Reliability Analysis of Cross-Coupled Transistors:
In both LC oscillator circuits, cross-coupled transistors experience AC stress while the tail transistor is under DC stress. Because of the large voltage swing up to 2V dd across the cross-coupled transistors, the total stress on these transistors will be higher than the tail transistor and they will experience faster degradation compared to the tail transistor. While the cross-coupled transistors undergo high stress conditions, we observe that the degradation in cross-coupled transistors with the mismatch effects does not cause a significant degradation in the overall phase noise performance. This result may be at first counter-intuitive. However, it can be explained with the phase noise model by substituting Eqn. (1) in Eqn. (2) and (3) L(ω m ) = 10 log
where
can be written to display dependence on I tail and R eq , which are separately affected by the tail transistor, and by the crosscoupled transistors. It is shown that the phase noise is primary determined by the tail current I tail . The g m of the cross-coupled transistors plays a role in determining the equivalent resistance, hence only the oscillation condition (R eq ≥ 1/g m_cross ).
Therefore, a change in the threshold voltage of cross-coupled transistors does not cause significant degradation in the phase noise of the oscillator, unless it alters the bias conditions so significantly that the circuit diverts from the desired oscillation condition. It is shown later with simulation results that phase noise is insensitive even to large degradations of cross-coupled transistors. Moreover, thanks to the recovery phase of the NBTI which is a unique feature for PMOS aging effect, the degradations on cross-coupled transistors in the P-type oscillator are less compared to those in the N-type oscillator.
2) Reliability Analysis of Tail Transistor:
Degradation of the tail transistor due to the increase in threshold voltage causes a decrease in both the tail current and the transconductance, which are dominant parameters in the phase noise model. Moreover, Eqn. (1) indicates that the output amplitude of the differential oscillator is directly proportional to the tail current. Hence, the performance of the tail transistor significantly affects the overall performance. This analysis assumes that the tail current is voltage biased such that a shift in the transistor threshold voltage results in a shift in the tail current. However, most design techniques use a separate bias block and mirror the current to various locations in the circuit. Hence, we need to take this current mirror into account. If the bias circuit transistors and the tail transistor undergo identical stress conditions, and possess identical process and degradation parameters, the tail current will not be changed, hence there will be no degradation. However, this is typically not the case, since the bias block is designed with many circuit blocks in mind and generally uses larger transistors. Large transistors are not preferable for oscillators since they degrade circuit performance and cause increased thermal noise. Moreover, mismatch between the bias circuit transistors and the tail transistor will still cause significant change in the threshold voltage. This intuitive analysis is confirmed with reliability simulations under various biasing design conditions. The different biasing designs are shown given in Fig. 5 , where a) tail only refers to voltage biasing technique, b) mirror without mismatch refers to current mirror biasing where bias transistors and the tail transistor are assumed identical in every respect (which is not realistic but is included as a point of comparison), and c) mirror with mismatch refers to current mirror biasing where transistors have mismatch effects in terms of their design, process, and degradation parameters. In general, because these transistors undergo similar stress patterns in DC domain, and due to the layout proximity, we cannot expect big variations in circuit performances. However, there is still some mismatch in aging parameters. In Fig. 6 , one N-and P-type LC oscillator instance with different biasing designs is selected from Monte Carlo samples and simulated for phase noise performance. Especially, in the design c), 10% variation from nominal values are used for process variation and mismatch effects in Monte Carlo simulation. Fig. 6 shows the simulation results for the worst case of corner when matched transistors are at opposing mismatch corners. The simulation results show that unless we can ensure a precise matching in the bias conditions, degradation in the tail transistor will cause a significant degradation in the overall performance within the first few years of the operation under nominal stress conditions. Fig. 6 also shows that N-type and P-type oscillators have a similar degradation pattern even if the aging mechanisms and degradation profiles are different. Therefore, it is certain that phase noise degradation is primarily due to the aging of the tail transistor for both N-type and P-type oscillators.
3) Hotspot Identification of LC Oscillator:
For hotspot identification, we age each transistor separately, and monitor the circuit response, both in terms of performance and in terms of additional parameters that can be monitored. First, the threshold voltage shift model of the tail transistor is adopted to analyze the performance with gradually increased stress time. Since tail transistor and cross-coupled transistors are biased with different DC bias conditions, they experience different amounts of degradation in threshold voltage, which are identified and applied to the circuit. The overdrive voltage at the tail transistor is usually kept low to allow a higher output swing. Thus, the transistors at the cross-coupled pair experience a DC bias
The results of this analysis for the N-type oscillator are given in Fig. 7(a) . Although the degradation in cross-coupled transistors is higher than the degradation in the tail transistor, the degradation of the overall performance in terms of phase noise is significantly higher for the tail transistor, N 0 . Hotspot identification process shows similar results from reliability analysis mentioned in previous section. In other words, it is clearly noted that the aging of cross-coupled pair has no visible effect on the phase noise of oscillator even if there are process variation or mismatch effects in these transistors. Contrary to cross-coupled transistors, aging of tail transistor causes an increase in phase noise and decrease in oscillation amplitude. The same simulation process is examined for a P-type LC oscillator. The degradation model of NBTI effect is used to demonstrate the threshold voltage shift under the nominal stress conditions (10 years stress time). The results are similar to the N-type LC oscillator. Fig. 7(b) represents the hotspot identification results for a P-type oscillator. As mentioned earlier, the crosscoupled transistors will introduce less degradation effects on the performance than the tail transistor because of the recovery phase in the cross-coupled transistors. Therefore, it is clear that the tail transistor of the P-type LC oscillator is determined as a critical device which causes significant degradation due to NBTI.
B. Performance Monitoring
Since we cannot directly measure phase noise on-chip with reasonable overhead, we need to determine an alternative parameter that is easy to measure. We have identified that the reduction in oscillation amplitude is primarily due to aging and is strongly correlated to aging based degradation. We could use a peak detector circuit to measure the output amplitude for this purpose. Another alternative is to attempt to measure the tail current directly. We cannot use a mirror-based approach since the mismatch in the mirror will eventually lead to inaccurate results. However, a sense resistor can be inserted into the current path for the monitoring purpose. We have implemented both options and found that using the sense resistor leads to more reliable results and low impact in terms of performance. Since the tail current has a strong correlation with output amplitude and phase noise of the oscillators shown in Eqn. (1) and (2), it can be used as a low frequency alternative to monitor the degradation.
There are two possible locations for inserting the resistor, at the tail transistor side and at the LC tank side. For the N-type LC oscillator, inserting the sense resistor at the tail end will increase the source voltage of the tail transistor, causing a small difference between the source and the body voltage. Thus, this will cause inaccuracy in the measurement of the tail current. The second location of inserting the resistor is between the LC tank and the supply voltage/gnd. This location has a very small effect on the performance of the oscillator. The presence of the resistor connected with LC tank can cause a shift in the oscillation frequency. Moreover, adding sense resistor in series with the spiral inductor L can increase inductor loss. However, it is possible to reduce or completely eliminate these effects by taking this resistor into account at design time and co-designing the primary circuit with the monitoring circuit. If the value of the resistor is kept much smaller than the inverse of the transconductance, the noise from the sense resistor is negligible compared to the noise generated by the transistor. Therefore, we can ensure that the sense resistor has negligible effect on the overall performance at design time. The phase noise simulation in the presence and absence of the resistor is presented in Fig. 8 .
On-chip sense resistor must be kept small to avoid significant voltage drop. Measuring a small deviation around a large DC value using traditional ADC architecture is challenging. However, a VCO-based ADC is suitable for the monitoring the small voltage from the sense resistor since it provides adequate resolution around a fixed point at very compact area [43] . We use a VCO-based ADC with 7 inverter stages for the measurement of the voltage across the sense resistor. This ADC has been shown to provide 50 μV resolution for a 200 mV range [43] .
C. Reconfiguration Hardware
In order to recover the degraded performance of aged oscillator, mitigation circuit consists of fresh transistors and digitally controlled MOS switches which can replace the aged transistor. Since we identified the tail transistor as the reliability hotspot, this aged tail device will be substituted with the fresh devices when the voltage across the sense resistor degrades by a predetermined fraction. Fresh transistors with same dimension to the tail transistor are connected in parallel to the tail transistor. There is another possible solution by adding extra small devices in parallel to the aged tail device to compensate the tail current of aged oscillator. However, we found that this enhancement technique results in higher noise. Fig. 9 shows the three options for inserting MOS switches with tail (T 0 ) and fresh (T 1 ) transistors of N-type oscillator. In the option shown in Fig. 9(a) , the MOS switches are in series with the transistor. There will be a slight increase in the source voltage of the tail transistor. Fig. 9(b) shows an option where the unused transistor's gate is left floating and in Fig. 9(c) , the unused transistor is turned off by shorting gate and ground. For the architecture in Fig. 9(a) , the noise generated by the switch is not amplified by the tail transistor. However, for the architectures in Fig. 9(b) and (c), the noise generated by the switch is indeed amplified by the tail transistor. Consequently, the architecture in Fig. 9 (a) has better noise performance than the other two options [ Fig. 9(b) and (c) ]. Fig. 10 shows that having the reconfiguration switches at the source of the tail transistor, there is no noticeable degradation in the phase noise or output amplitude compared with the baseline design. With co-design of reconfiguration switches and primary circuit, it is possible to avoid any performance degradation. Fig. 11 shows the schematic and mechanism of the proposed monitoring and recovery circuits for N-type oscillator. The tail current of this N-type oscillator is monitored using the sense resistor (4 Ω) as discussed in the earlier section.
D. Lifetime Enhancement
At production time, the oscillator is characterized in terms of phase noise and output power along with the monitor voltage. In order to verify the correlation between the monitor voltage and circuit performances of LC oscillator, Monte Carlo simulations are conducted with 100 circuit instances including process variations. Fig. 12 shows the correlation between the simulated performances for the tail current, the sense voltage, and phase noise of the proposed LC oscillator circuit under nominal conditions for 10 years operation time. We observe that the sense voltage (= V dd − I tail × R sense ) is proportional to the tail current. Furthermore, it is confirmed that the degradation in the phase noise is correlated with the deviation in the sense resistor voltage. For small changes, the correlation can be modeled as a linear relation even though the overall relation is non-linear. Since the monitor voltage (tail current) and phase noise are correlated, we use the same percentage degradation of the monitor voltage as a trigger mechanism for reconfiguration. This comparative trigger mechanism eliminates reliance on the absolute value of the sense resistor as well as the performance of the ADC. Hence the reconfiguration mechanism is tailored with respect to characteristics of each manufactured device while being robust to the process variations.
In the field, the monitor voltage is measured periodically (in a matter of weeks or months). This voltage is compared with the threshold determined during production test so that a replacement transistor can be used. Once the voltage on the sense resistor drops by a certain percentage (e.g., 20%), the existing tail transistor is swapped with a fresh one using the switch network. It should be noted that since each MOS switch changes a position only once (ON ↔ OFF), the impact of the switches on the RF performance is negligible. Fig. 13 confirms that there is only 0.1∼0.2 dB difference in phase noise performance between initial design (no sense resistor and no switches) and the design including proposed sensing and mitigation circuits.
For the circuit in the example given in Fig. 13 , the phase noise limit is −113 dBc/Hz and the corresponding limit for the sense resistor voltage is chosen as 10 mV, which represents a 20% reduction in the tail current. Lifetime of the oscillator circuit can b e estimated as the time point where at least one parameter fails its specification. Therefore, the lifetime of this oscillator can be estimated as 2 years. The output amplitude and tail current can be recovered by substituting the aged tail transistor with a fresh one. With respect to this analysis, the lifetime of the device can be enhanced from 2 years to 5 years if there is only one spare tail transistor. If additional lifetime is desired, higher redundancy can be used. Fig. 13 shows that the degradation can be periodically recovered by using additional transistors.
It should be noted that since the enhancement circuit is designed in conjunction with the oscillator, the potentially diverse effects on performance can be eliminated by design time optimization. Fig. 13 also shows that for this particular circuit instance, there is virtually no performance difference between the baseline design and the reliable design.
E. Area Impact
The proposed technique requires additional circuit components in terms of a sense resistor, spare tail transistors and an ADC. Tail transistors are generally smaller compared to the LC tank and the sense resistor is quite small. Control is achieved digitally via MOSFET switches, which are very small transistors. The major component that is required is the ADC to convert the sense voltage into digital form. Since we use comparative measurements, a very small VCO-based ADC can be used to conduct the measurements. The resolution of the ADC needs to be 0.5 mV∼1 mV with a 200 mV range to cover process variations as well as degradation. This ADC has been previously designed and shown with hardware measurements to provide 0.05 mV resolution for the 200 mV range with less than 0.03 mm 2 area using 0.5 μm technology [43] .
V. EXPERIMENTAL RESULTS OF CLASS-C OSCILLATOR
The efficacy of the proposed method is evaluated using 5 Ghz CMOS class-C LC oscillator shown in Fig. 14(a) , designed using IBM 180 nm process technology. Fig. 14(b) shows a photograph of the proposed class-C oscillator with chip area of 450 μm × 250 μm. Class-C configuration is the one biased so that the output current is zero for more than half of the input cycle, thereby yielding high efficiency at around 80% [44] . Class-C configuration is commonly used in high frequency sine wave oscillators. Class-C LC oscillator has been recently reported in literature [45] - [48] . The main advantage of this configuration is that class-C mode can achieve the phase noise improvement compared to the standard differential-pair LC oscillator for the same current consumption. The key features in the design are: 1) a large tail capacitance at the common source node of the differential pair filtering the high frequency noise from the tail current; 2) cross-coupled transistors working in a class-C configuration, enhancing efficiency; and 3) a minimum generation of noise for the cross-coupled pair [45] . The specifications of interest are phase noise, output amplitude and DC voltage from the sense resistor. In the initial measurement shown in Fig. 15 , the oscillator is operating with 1.35 mA tail current from a 1.8 V power supply. The oscillation frequency and the output power of class-C oscillator are measured using an Agilent N9020A spectrum analyzer. The phase noise measurement is conducted using an Agilent E5052A signal source analyzer. For reliability studies, we have used accelerated aging approach under high temperature and voltage overstress [49] , [50] . By using Arrhenius model, the test results generated at these stressed conditions are then extrapolated to nominal operation conditions. The fabricated chips are placed in stressed conditions with a temperature of 120
• C and 20% of supply voltage overstress for total 300 hours, which corresponds to approximately 3 years in normal operation conditions. The measurement results for the fabricated chip are summarized in Table I . Initial performance measurements of the device consistently show −119.5 dBc/hz phase noise at 1 Mhz offset and about −13 dBm of output power. After 240 hours of stress which corresponds to about 2.5 years in nominal operation conditions, phase noise degrades by 1.5 dB and the output power degrades by 1.2 dB as shown in Fig. 16 . One of the manufactured boards is periodically monitored with a target of sustaining phase noise below −118 dBc/hz at 1 Mhz offset. We determine that the monitor voltage needs to remain over 12.5 mV to sustain this phase noise performance. At 240 hours of stress, reconfiguration mechanism is activated when the monitor voltage falls below this point. We observe that the oscillator performance is fully recovered after reconfiguration and follows the same degradation pattern up to 300 hours. Therefore, the lifetime of this device is enhanced from 240 hours to about 480 hours with extrapolation.
These measurement results are in full agreement with the simulations in terms of initial performance, degradation patterns, monitor voltage correlation to phase noise and output power, and the effectiveness of the recovery mechanism. In terms of area impact of the fabricated chip, the class-C oscillator occupies 0.11 mm 2 area and two switches, a sense resistor, and a spare transistor occupy 0.003 mm 2 area. Although we did not implement an on-chip ADC, it is necessary that the DC voltage from the sense resistor has to be measured by the ADC. The VCO-based ADC is fabricated separately and performances of this ADC are presented in [43] . For the area overhead analysis, the 180 nm implementation of the ADC occupies 0.011 mm 2 area. Therefore, the overall area impact of the full monitoring and reconfiguration scheme is therefore estimated as 11% for this design.
VI. CONCLUSION
In this paper, we presented a method to enhance the lifetime of RF LC oscillators using in-field sensing and mitigation circuits. Our method includes hotspot identification to determine the weakest component, monitor/reconfiguration network design, and an algorithm to automatically swap the aged transistor with a new one. In our case study, the weakest component is identified as the tail transistor and this conclusion is explained through extensive analysis. A simple current-based monitor circuit is used to monitor performance degradation and activate the recovery process. We demonstrated our technique on both N-type and P-type LC oscillators based on simulation. Experimental results on a fabricated class-C oscillator show that if the circuits are designed with reliability as a part of the specification, lifetime can be enhanced with less than 11% area overhead.
